Design Of QC LDPC Code Encoder Using Dual Diagonal Matrix

Swarnima, M.Tech Student, Noida Institute of Engineering and Technology, Greater Noida, tapposwarnima351@gmail.com

Mrs. Nidhi Sharma, Assistant Professor, Noida Institute of Engineering and Technology, Greater Noida, India, Sonikaush07@gmail.com

Mr. Suryadeo Choudhary, Assistant Professor, Noida Institute of Engineering and Technology, Greater Noida India, suryadeo.bit@gmail.com

Abstract: - An efficient encoder for IEEE802.16e LDPC code is proposed in this paper. This design utilizes the common dual-diagonal structure in parity matrix to avoid the inverse matrix operation which requires extensive computations. Parallel, matrix vector multiplication (MVM) units, bidirectional operation and storage compression techniques are applied to this encoder to increase the encoding speed and significantly reduce the logic elements. Synthesis report shows that this LDPC encoder design uses lesser area with increased encoding speed.

I. INTRODUCTION

Low-Density Parity-Check was originally proposed by Robert Gallager in 1962. It was proposed as a class of channel coding. For implementing these codes a large amount of computing power is needed due to high complexity and requirements of memory for encoding/decoding operations, so they were forgotten. After few years turbo codes were introduced. David MacKay showed and proved that LDPC codes were also capable of approaching the Shannon limit using iterative decoding techniques.

An LDPC code is a linear block code. It is recognized by a very sparse parity-check matrix. This means that the parity check matrix has a very low concentration of 1's in it. That's why it is known as Low-Density Parity-Check code. The sparseness of LDPC code is the characteristic which can lead to excellent performance in terms of bit error rates.

LDPC codes are the most preferred types of codes for practical applications in communication and storage system. It provides detection or correction of the errors which occur in a communication through a noisy quantum channel. LDPC codes are known as practical class of classical error correcting codes due to its compact representation and good performance, especially for short code lengths. Its characterization is easily testable for not only theoretical use but also for computer experiments. It provides high performance error-correction scheme. LDPC codes are promising candidates for next generation wireless communication standards.

This code can be obtained by a discrete mathematical characterization for module. Gallager publishes the existence of the class of LDPC codes in 1960, but he didn't provide the idea how to generate the parity-check matrix. It is also known as the 'H' matrix. There are many methods proposed by various researchers for generation of parity-check matrix. Those methods include:

- Random Generation subject to constraints
- Density Evolution
- Finite Geometry

There are various keys to examine parity-check matrix when generating it. It includes minimum distance, cycle length and linear independence.

II. LITRATURE REVIEW

Sridhar et al (2001), analyzes LDPC codes based on permutation matrices which accommodate a variety of code rates and code lengths was constructed. In their work, a block structured parity check matrix of size j, k was constructed. Each element of this matrix was permuted square matrices. An (155, 64) LDPC code with minimum distance of 20 was constructed from permuted identity matrices with row and column weights of 5 and 3 respectively. The results show that the performance of these
codes compared well with that of randomly constructed codes for block lengths less than 10,000 bits.

**Mansour & Shanbhag(2002)** They both together reduced the complexity of the parallel decoder architecture, they eliminated the need of the complex interconnection network and the algorithm performance promised was retained by random codes' BCJR algorithm is used to compute reliability metrics. It reduces the message switching activity in the decoder compared to the approaches existing at that time. The results of the simulation showed that the approach proposed by the authors had a power savings of up to 85.64% over conventional implementations.

**Chen & Hocevar (2003)** In this paper the ASIC and FPGA implementation of rate $\frac{3}{4}$, 8088 bits irregular LDPC decoder was presented. The decoder achieved a throughput of 40 Mbps and 188 Mbps using FPGA and ASIC. To reduce the overall decoding latency and power consumption the early stopping circuit was used.

**Wang & Cui (2007)** A memory efficient partially parallel decoder architecture suited for high rate quasi cyclic LDPC codes was proposed. They used modified min sum algorithm for decoding he check to variable messages were stored in a compressed form where only minimum, sub minimum, index of minimum and signs of all the messages corresponding to one row were stored as one entry. A data distributor was used to extract individual messages from the compressed form. The proposed design achieved 30% memory reduction over traditional architectures.

**Liu & Shi (2008)** He introduced a new Sliced Message Passing (SMP) decoding algorithm in which the total number of variable to check messages were sliced into equal chunks and computation then performed chunk by chunk. This new scheme broke the tie between the check and variable node stages and achieved increased throughput. The SMP decoder for a 2048 bit (6,32) code for decoding he check to variable messages were sliced into equal chunks and computation then performed chunk by chunk.

**Mohsenin & Baas (2010)** In this paper he proposed a Split decoding algorithm in which row processing was partitioned into two blocks. Here, the row processing in each partition was performed using only the input messages contained within its own partition. A significant error performance loss resulted

**Xiang et al (2011)** He presented a partially parallel Dual path fully overlapped QC-LDPC decoder for WiMax system. He introduced a symmetrical six stage pipelining to improve the throughput. The memory access conflicts were eliminated by block row and column interleaving, base matrix reordering and partitioning of the memory. The decoder was configurable to support different code parameters of WiMax system The LDPC decoder fabricated in the SMIC 0.13um CMOS process attained a throughput of 847-955 Mbps and it occupied an area of 4.84mm².

### III. BACKGROUND

#### A. QC-LDPC Codes in IEEE 802.11ac Standard

The parity check matrix of QC-LDPC codes can be described as a base parity check matrix. Fig. 1 shows an Example of the base parity check matrix defined in IEEE 802.1 lac standards [2]. The digit of the base parity check

#### Fig 2 Base Parity check matrix of QC-LDPC codes

<table>
<thead>
<tr>
<th>Code rates</th>
<th>1/2,2/3,3/4,5/6</th>
</tr>
</thead>
<tbody>
<tr>
<td>Codeword block lengths</td>
<td>648,1296,1944</td>
</tr>
<tr>
<td>Sub-matrix sizes Z</td>
<td>27,54,81</td>
</tr>
</tbody>
</table>

#### Fig 3 QC-LDPC code parameters

Matrix indicates the right cyclic shift values of the identity $Z \times Z$ square sub-MATRIX. The dash -' indicates the zero one. Fig 3 shows the QC-LDPC codes parameters of IEEE 802.1 lac standards. The QC-LDPC encoder has to support 4 code rates, i.e., 1/2, 2/3, 3/4 and 5/6, and 3 codeword block lengths, i.e., 648, 1296 and 1944. To Support 3 codeword block lengths, sub-matrix sizes $Z$ are defined as 27, 54 and 81. In IEEE 802.1 lac standards, 12 base parity check matrices are defined to support 4 code rates and 3 codeword block lengths

#### B. Linear Encoding Process

The base parity check matrix can be partitioned into the two sub-matrices as shown in Fig. 1. Let $H = [H_1 \ H_2]$ be the partitioned base parity check matrix, where $H_1$ is an (N-M) x M sub-matrix, and $H_2$ is an (N-M) x (N-M) Matrix. Let $c = [m \ p]$ be a codeword block, where $m$ and $p$ indicate the information bit sequence and the parity bit Sequence, respectively. From the property that the correct Codeword satisfies the parity check equation, the parity bit sequence $p$ can be derived as follows,

$$\begin{align*}
H_1 c^T &= H_1 m^T + H_2 p^T = 0, \\
\text{p}^T H_2^{-1} H_1 m^T &= 0
\end{align*}$$

#### IV. METHODOLOGY

First of all, it is very important to understand the ldpc codes and what is dual diagonal matrix.

Quasi-cyclic low density parity-check (QC-LDPC) codes are defined by a sparse matrix. It has received much attention as a forward error correction code because they have excellent error correction performance. QC-Ldpc encoder provides high throughput and a compatible rate. Small number of clock cycles has to be performed in encoding process to achieve high throughput. The LDPC
encoders can support various code rates and codeword block lengths.

The LDPC encoder can provide 3.34 Gbps throughput. For efficient QC-LDPC encoder, it consider four types of rotate-left-accumulator circuits. The formation of QC-LDPC code's parity check matrix is by ZxZ square sub-matrices. Each sub-matrix is an identity matrix with a cyclic shift or zero matrix. Information bit sequence is multiplied by the parity check matrix during an encoding process. In parity check matrix, ZxZ square sub matrix is multiplied to the one Zx1 sub sequence of the information bits. The multiplication can be implemented by a cyclic shifter due to the cyclic shift property of the sub-matrix. Many cyclic shifters are required to achieve high throughput. This is the reason, the design of cyclic shifter is an important issue in QC-LDPC encoder.

In this paper, we propose a high throughput QC-LDPC encoder by adopting the dual-diagonal matrix. Based on dual-diagonal matrix, we propose high throughput QC-LDPC encoder design. The goal of the encoder design is to use less no number of logic elements. The proposed encoder is also rate compatible to support various code rates and codeword block lengths.

A. Encoding of LDPC encoder

It is mainly comprises of two tasks:
1. Construct a sparse parity-check matrix.
2. Generate codeword using this matrix.

<table>
<thead>
<tr>
<th>Encoding Scheme</th>
<th>Description</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Generator matrix Product</td>
<td>H=G [c=Ug]</td>
<td>Use Sparse generator matrices</td>
</tr>
<tr>
<td>Triangular System Solving</td>
<td>Using Back substitution as much as possible</td>
<td>High complexity post processing</td>
</tr>
<tr>
<td>Iterative encoding</td>
<td>Solve Hc=0 using the sum product algorithm</td>
<td>Such iterative encodable codes have weak performance</td>
</tr>
<tr>
<td>Cyclic encoding</td>
<td>Multiplications with a shift register</td>
<td>Few constructions</td>
</tr>
</tbody>
</table>

In encoding process, construction of parity check matrix is very important. They play vital role in the design of LDPC encoder. We have used dual-diagonal parity check matrix for the LDPC Encoder. The main advantage of using dual-diagonal matrix is that it reduces the complexity in the process of computation. It can solve the complex codes easily.

B. QC-LDPC codes with a dual diagonal parity-structure

QC-LDPC codes having long codes can be encoded with low complexity. Using shift registers, the encoder of QC-LDPC codes can be implemented. In this implementation encoding would be linearly proportional to the code length. The parity-check matrix H can be partitioned into square sub-blocks of size ZxZ in QC-LDPC code. In it we take three sub-block sizes as Z=27, Z=54, Z=81.

The parity check matrix H with basic sub-blocks matrices P, .mZxnZ is defined as

\[
H = \begin{bmatrix}
    P_{0,0} & P_{0,1} & P_{0,2} & \cdots & P_{0,n-2} & P_{0,n-1} \\
    P_{1,0} & P_{1,1} & P_{1,2} & \cdots & P_{1,n-2} & P_{1,n-1} \\
    P_{2,0} & P_{2,1} & P_{2,2} & \cdots & P_{2,n-2} & P_{2,n-1} \\
    \vdots & \vdots & \vdots & \ddots & \vdots & \vdots \\
    P_{m-1,0} & P_{m-1,1} & P_{m-1,2} & \cdots & P_{m-1,n-2} & P_{m-1,n-1}
\end{bmatrix}
\]

The QC-LDPC codes are symmetric which are latest and gives high throughput. It encodes an size k.s=(s0,s1,...,sk-1)-information block which is off1 of size into a codeword vector c n.c=(s0,s1,...,sk-1,p0,p1,...,pn-k-1), by adding n-k parity bits obtained so that it must satisfy the equation given below,

\[ H . c = 0 \]

Where

H = parity-check matrix.

Then the matrix H is divided into two region. Hs is the sub-matrix for region where systematic bits are multiplied and Hp represents the region where parity portion of codeword is multiplied to H matrix such that

\[ H = [Hs \hspace{1em} Hp] \]

The parity of portion of matrix Hp can be further decomposed into two sub matrices as

\[ H_0 = \text{identity matrix} = \text{ZxZ} \text{with zero cyclic shift} \]

Where

0 = identity matrix IZxZ

The parity- check at 1st row.

Consequently, matrix Hp becomes a dual-diagonal structure.

C. Encoding procedures for QC-LDPC codes

Due to high value for codeword length(n), LDPC coding poses computational overhead and hence the complexity increases in the process of encoding a LDPC encoder. LDPC computational overhead is proportional to m.o.r.m. As n increases, the overhead increases significantly. Richardson discovered the method to overcome this issue. The amount of computation required in encoding was reduced by this method. Dual-diagonal parity structure has greatly reduced the encoding complexity so that computational overhead is proportion to n.

We will compare our proposed encoding scheme to Richardson's scheme.

D. Conventional efficient encoding scheme

Richardson, et al proposed the efficient encoding scheme in which H is assumed as approximate lower triangular form. The parity-check matrix H is in the form,
\[ H = \begin{pmatrix} A & B & T \\ C & D & E \end{pmatrix} \]

Where,
\[ A = Z(m-l) \times Z(n-m) \]
\[ B = Z(m-l) \times Z \]
\[ T = (m-Z) \times (m-Z) \]
\[ C = Z \times Z(n-m) \]
\[ D = Z \times Z \]
\[ E = Z \times Z(m-1) \]

The sub-matrices \( A \) and \( C \) correspond to symmetric parts \( H_s \) and \( H_p \) sub-matrices \( B, D, T, E \) come. Then vector \( h_p \) becomes,
\[ h_p = [B^T D^T]^T \]

\( T \) is lower triangular with identity matrices along the diagonal and all the sub-matrices are sparse.

The matrix \( H \) is summarized with vector \( c \) then we get the equation,
\[ A_s + B p_0 + T p_1 = 0 \]
\[ (-E T^{-1} A + C) s + (-E T^{-1} B + D) p_0 = 0 \]

Where,
\[ -E T^{-1} = Z \times Z \text{ sub-block.} \]

It is obtained by sub-block addition operation (i.e. \(-I -I +I -I \ldots -I +I\)) which accumulates columns of sub-matrix \( A \).

Note that,
\[ -E T^{-1} B + D = I \]

Since addition of all sub-matrices at weight-3 part of matrix \( H_p \) suggested in standards such as [1] result simply \( Z \times Z \) identity matrix \( I \). Solving Equation leads to direct solution of parity vectors \( p_0 \) and \( p_1 \). Thus, each parity bit vectors can be induced as,
\[ p_0 = (-E T^{-1} A + C) s \]
\[ T p_1 = A_s + B_0 \]

\( p_0 \) is obtained through accumulation of input bits. For \( p_0 \) to obtain \( p_1 \), block accumulation done exploiting dual-diagonal lower triangular matrix \( T \).

**IV. PROPOSED ENCODING SCHEME**

In the proposed design of Encoder we have reduced the number of logic elements. An encoder has various code rate. It may be 1/2, 1/3, 3/4, 5/6. As we know code rate and code word is an important part of encoding. Figure shown below is the block diagram of LDPC encoder.

![Fig 6 Diagram of Encoder](image)

In our proposed LDPC encoder we have prefer the code rate 5/6. It is preffered to acquire less area. Proposed encoder can use less area. Number of logic elements used in the proposed encoder is less than the conventional encoder. The proposed encoder acquires less complexity as generation and calculation of the parity matrix is going on simultaneously. As both generation and calculation is going simultaneously, it saves time of computation. The proposed encoder is also rate compatible rather in conventional encoder first shifting is done for generating the parity matrix then after parity calculation was done and it acquires a lot of computation time and increases the complexity.

It consists of only two matrices in which one is diagonal matrix and other is cyclic shift which further divided in sub matrices. Sub-blocks are of 16x16. That’s why it consists 24 matrices vertically and 120 matrices horizontally. The calculation done in the proposed encoder is block-wise so that we can use less registers and less number of logic elements. For the calculation of circular shift matrix we use rotator in the proposed encoder. So that computation complexity will be less. Input data used in the proposed QC-LDPC encoder is 120x16 bits. Input data(K) taken for the proposed encoder is 1920 bits. Encoder (N) is of 2304 bits. Therefore we get the parity bits of 384 bits.

Parity bits (M) = Encoder (N) - Input data (K)

![Fig 7 Schematic diagram of the encoder](image)
Figure shown above is the schematic diagram of the encoder. The codes are applied to generate the QC-LDPC codes. The number of LUTs used is 7 and time delay is 1.46ns. Cyclic shifter is used to reduce the complexity of the computation. Results prove that the proposed QC-LDPC Encoder is using less number of logic elements and reduces the complexity of the computations.

V. RESULT AND ANALYSIS

The proposed QC-LDPC encoder uses less number of logic elements and reduces the complexity of the computation. Computation was done block wise and this shows the result in reducing the number of logic elements. In this proposed encoder generating of parity bits and calculations are done simultaneously. This also saves time of computation as both process are going on simultaneously. The figure shown below shows the summary of the devices used in the designing of the QC-LDPC codes. Cyclic shifter is used to reduce the complexity of the computation.

Results prove that the proposed QC-LDPC Encoder is using less number of logic elements and reduces the complexity of the computations. The codes are applied to generate the QC-LDPC codes. The number of LUTs used in 7 and time delay is 1.46ns.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>BASE</th>
<th>PROPOSED</th>
</tr>
</thead>
<tbody>
<tr>
<td>No. of logic elements</td>
<td>11399</td>
<td>3363</td>
</tr>
<tr>
<td>No. of RAM used</td>
<td>According to the code rate used</td>
<td>2</td>
</tr>
</tbody>
</table>

VI. CONCLUSION

In this paper, we proposed an QC LDPC encoder which uses less number of logic elements. By using the dual-diagonal matrix in the proposed encoder we have reduced
the complexity of the system. As the generation and the computation of the parity check matrix is going on simultaneously in the proposed encoder rather than first generate the parity check matrix and then compute it. It saves time. Uses of cyclic shifter and rotator helps in computation and the proposed QC LDPC encoder uses less number of logic elements. The delay time of the proposed encoder is 1.46 ns.

ACKNOWLEDGMENT

I feel immense pleasure to acknowledge my gratitude to all the people involved, directly or indirectly, in the making of this project. First and foremost, I would like to thank my Supervisor Mrs. Nidhi Sharma (Asstt. Professor, ECE) and Co-supervisor Dr. Surya Deo Choudhary (Asstt. Professor, ECE) who devoted valuable time for this assignment, providing the motivational guidance during the entire preparation of this project, answering a number of my technical queries despite his very busy schedule. His valuable suggestions, motivational support and timely help proved extremely fruitful.

I would also thank Dr. V.K. Pandey, (HOD, ECE), NIET, Greater Noida for his kind nature and encouragement throughout my dissertation work. I also gratefully acknowledge the efforts of several of our colleagues who helped me to acquire a precise and apt knowledge pertaining to this subject. I am thankful to almighty God & my Parents.

REFERENCES


BIOGRAPHY

"Swarnima", graduated in 2015 in electronics and communication engineering from Vinoba Bhave University Hazaribagh (Jharkhand). She is now pursuing her master degree in VLSI from Dr.APJ Abdul Kalam Technical University Lucknow (U.P.).